View FSA215611_4782607.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

march 2011 ? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 fsa2156 ? low-voltage spst 0.4 ? analog switch fsa2156 low-voltage spst 0.4 ? analog switch features ? maximum 0.7 ? on resistance (r on ) for +2.7v supply ? 0.25 ? maximum r on flatness for +2.7v supply ? space-saving micropak? and sc70 packaging ? broad v cc operating range: 1.65 to 4.3v ? fast turn-on and turn-off times ? over-voltage tolerant ttl-c ompatible control input ? suitable for 2 ul usb2.0 applications: 200ma ? low i cct current over expanded control input range description the fsa2156 is a high-performance single-pole single- throw (spst) analog switch t hat features ultra low r on of 0.4 ? (typical) at 2.7v v cc . the fsa2156 operates over the wide v cc range of 1.65v to 4.3v and is fabricated with sub-micron cm os technology to achieve fast switching speeds. the select input is ttl-level compatible. fsa2156 features very low quiescent current even when the control voltage is lower than the v cc supply. this feature facilitates longer ba ttery life in mobile handset applications and allows for the direct interface with baseband-processor, general-purpose i/os. ordering information part number top mark package description packing method fsa2156p6x 256 6-lead sc70, eiaj sc88, 1.25mm wide 3000 units on tape and reel fsa2156l6x fy 6-lead micropak?, 1.0mm wide 5000 units on tape and reel fsa2156fhx fy 6-lead, micropak2?, 1x1mm body, .35mm pitch 5000 units on tape and reel
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 2 fsa2156 ? low-voltage spst 0.4 ? analog switch pin configurations 1 6 sel 2 5 gnd nc 3 4 b a 1 6 b sel 2 5 gnd v cc 3 4 a v cc nc figure 1. sc70 pin assignments (top view) figur e 2. micropak? pin assignments (top view) figure 3. micropak2? pin assignments (top view) pin definitions pin # sc70 pin # micropak? pin # micropak2? name description 1 6 6 a switch i/o data ports 2 4 5 gnd ground 3 5 4 b switch i/o data ports 4 3 3 sel control input 5 2 2 nc no connect 6 1 1 v cc supply voltage truth table control input (s) function logic level low switch open (off) logic level high switch closed (on)
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 3 fsa2156 ? low-voltage spst 0.4 ? analog switch absolute maximum ratings stresses exceeding the absolute maximum ratings may damage the device. the devic e may not function or be operable above the recommended operating c onditions and stressing the parts to these levels is not recommended. in addition, extended exposure to stre sses above the recommended operating conditi ons may affect device reliability. the absolute maximum ratings are stress ratings only. symbol parameter min. max. unit v cc supply voltage -0.5 4.6 v v sw switch i/o voltage (1) -0.5 v cc + 0.3 v v cntrl control input voltage (1) -0.5 4.6 v i ik input clamp diode current 50 50 ma i sw switch i/o current (continuous) 500 ma i swpeak pulsed at 1ms duration, <10% duty cycle 500 ma p d power dissipation at 85c sc70 package 180 mw micropak? package 180 mw t stg storage temperature range -65 +150 ? c t j maximum junction temperature +150 ? c t l lead temperature (solder ing, 10 seconds) +260 ? c esd electrostatic discharge capability human body model, jedec:jesd22-a114 all pins 2 kv i/o to gnd 8 kv charge discharge model, jedec:jesd22-c101 2 kv note: 1. the input and output negativ e ratings may be exceeded if the input and out put diode current ratings are observed. recommended operating conditions the recommended operating conditions table defines the conditions for actual device operation. recommended operating conditions are specified to ens ure optimal performance to the datasheet specificat ions. fairchild does not recommend exceeding them or designing to absolute maximum ratings. symbol parameter min. max. unit v cc supply voltage 1.65 4.30 v v cntrl control input voltage (2) 0 v cc v v sw switch i/o voltage 0 v cc v i sw switch i/o load current 350 ma t a operating temperature -40 +85 c ? ja thermal resistance (free air) sc70 6l package 350 ? c/w micropak? 6l package 310 ? c/w note: 2. control input must be held high or low; it must not float.
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 4 fsa2156 ? low-voltage spst 0.4 ? analog switch dc electrical characteristics all typical values are at 25 c unless otherwise specified. symbol parameter condition v cc (v) t a =+25c t a =-40 to +85c unit min. typ. max. min. max. v ih input voltage high 3.6 to 4.3 1.4 v 2.7 to 3.6 1.3 2.3 to 2.7 1.1 1.65 to 1.95 0.9 v il input voltage low 3.6 to 4.3 0.7 v 2.7 to 3.6 0.5 v 2.3 to 2.7 0.4 1.65 to 1.95 0.4 i in control input leakage v cntrl =0 to v cc 1.65 to 4.3 -0.5 0.5 a i no(0ff) off leakage current of port b v a =0.3v, v cc ? 0.3v, v b =0.3v, v cc ? 0.3v or floating, figure 5 1.95 to 4.3 -10 10 -50 50 na i a(on) on leakage current of port a v a =0.3v, v cc ? 0.3v, v b =floating, figure 6 1.95 to 4.3 -20 20 -100 100 na i 0ff power off leakage current port a v a =0.3v, 4.3v, v cc =0v, v b =0v 0v 25 a power off leakage current (3) port a v a =0.3v, 4.3v, v cc =0v, v b =floating 0v -4 +4 -35 35 na r on switch on resistance (4) figure 4 i on =100ma, v b =0v, 0.7v, 3.6v and 4.3v 4.3 0.36 0.60 ? i on =100ma, v b =0v, 0.7v, 2.0v and 2.7v 2.7 0.40 0.70 i on =100ma, v b =0v, 0.7v, 1.6v and 2.3v 2.3 0.55 0.80 i on =100ma, v b =0.7v 1.65 1.50 r flat(on) on resistance flatness (5) figure 4 i on =100ma, v b =0v, 0.7v, 3.6v and 4.3v 4.3 0.25 ? i on =100ma, v b =0v, 0.7v, 2.0v and 2.7v 2.7 0.25 i on =100ma, b=0v, 0.7v, 1.6v and 2.3v 2.3 0.30 i on =100ma, v b =0v, 0.7v, 0.9v and 1.65v 1.65 0.90 i cc quiescent supply current v sw =0 or v cc , i out =0 4.3 -100 30 100 -500 500 na i cct increase in i cc per input v cntrl =2.6v 4.3 3 6 a v cntrl =1.8v 7 12 15 notes: 3. guaranteed by characteriza tion; not production tested. 4. on resistance is determined by the voltage drop between a and b pins at the indicated current through the switch. 5. flatness is defined as the diffe rence between the maximum and minimum value of on resistance over the specified range of conditions.
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 5 fsa2156 ? low-voltage spst 0.4 ? analog switch ac electrical characteristics all typical values are at 25 c unless otherwise specified. symbol parameter condition v cc (v) t a =+25oc t a =-40oc to +85oc unit figure min. typ. max. min. max. t on turn-on time v b =1.5v, r l =50 ? , c l =35pf 3.6 to 4.3 55 60 ns figure 7 figure 8 2.7 to 3.6 60 65 2.3 to 2.7 65 70 1.65 to 1.95 40 t off turn-off time v b =1.5v, r l =50 ? , c l =35pf 3.6 to 4.3 65 70 ns figure 7 figure 8 2.7 to 3.6 70 75 2.3 to 2.7 75 80 1.65 to 1.95 90 q charge injection c l =1.0nf, v s =0v, r s =0 ? 2.3 to 4.3 6 pc figure 11 1.65 to 1.95 1.3 oirr off isolation f=100khz r t =50 ? 1.65 to 4.3 -65 db figure 10 bw -3db bandwidth r t =50 ? c l =0pf 1.65 to 4.3 80 mhz figure 9 thd total harmonic distortion r t =600 ? , v sw =0.5v pp , f=20hz to 20khz 1.65 to 4.3 .02 % capacitance symbol parameter condition v cc (v) t a =+25oc unit figures min. typ. max. c in control pin input capacitance f=1mhz 0 1.5 pf figure 12 c off b-port off capacitance f=1mhz 4.3 38 pf figure 12 c on a-port on capacitance f=1mhz 4.3 115 pf figure 13
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 6 fsa2156 ? low-voltage spst 0.4 ? analog switch test diagrams i on fsa2156 gnd v sw r on = v on / i on gnd b v cntrl a v on i a(off) fsa2156 gnd v sw b v cntrl a floating, 0.3v or vcc-0.3v a figure 4. on resistance figure 5. off leakage i a(on) fsa2156 gnd v sw b v cntrl a floating a r s v out fsa2156 gnd c l v cntrl v sw b gnd r l and c l are functions of the application environment (see ac/dc tables for values). c l includes test fixture and stray capacitance. gnd a r l figure 6. on leakage figure 7. test circuit load figure 8. turn-on / turn-off waveforms
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 7 fsa2156 ? low-voltage spst 0.4 ? analog switch test diagrams (continued) r s v in fsa2156 gnd v cntrl network analyzer v out gnd v s gnd r t gnd gnd c l r t r s v in fsa 215 6 gnd v cntrl network analyzer v out gnd v s gnd gnd r s and r t are fun ction s of the app lication en viron men t (see ac/dc tab les for value s). off isolation = 20 log (v out /v in ). r t gnd gnd r t and c l are functions of the app lication environment (see ac/dc tables for values). c l includes test fixtures and stray capacitance . figure 9. bandwidth figure 10. channel off isolation r s v out q = dv out / c l dv ou t v out v cc 0v input ? v cntrl fsa2156 generator gnd v s c l v cntrl v sw b ns n gnd c l includes test fixture and stray capacitance gnd off on off a figure 11. charge injection test fsa2156 b v cntrl a capacitance meter f=1mhz fsa2156 b v cntrl a capacitance meter f=1mhz figure 12. channel off capacitance figure 13. channel on capacitance
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 8 fsa2156 ? low-voltage spst 0.4 ? analog switch physical dimensions detail a scale: 60x b 1.90 2.00 0.20 0.50 min 1.00 0.80 1.10 0.80 0.10 c 0.25 0.10 0.46 0.26 0.20 gage plane (r0.10) 30 0 seating plane c 0.10 0.00 notes: unless otherwise specified a) this package conforms to eiaj sc-88, 1996. b) all dimensions are in millimeters. c) dimensions do not include burrs or mold flash. d) drawing filename: mkt-maa06arev6 2.100.30 0.10 ab 0.65 1.30 (0.25) 0.30 0.15 1 1.25 0.10 3 1.30 0.40 min see detail a land pattern recommendation 6 a 4 c 0.65 l symm pin one figure 14. 6-lead, sc70, eiaj sc-88a, 1.25mm wide package drawings are provided as a servic e to customers considering fairchild co mponents. drawings may change in any manner without notice. please note the revision and/or date on the drawi ng and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and conditions, specifically the warranty therein, which covers fairchild products. always visit fairchild semiconductor?s online pack aging area for the most recent package drawings http://www.fairchildsemi.com/packaging/. tape and reel specifications please visit fairchild semiconductor?s online packaging area for the most re cent tape and reel specifications: http://www.fairchildsemi.com/products/analog/pdf/sc70-6_tr.pdf . package designator tape section cavity number cavity status cover type status p6x leader (start end) 125 (typical) empty sealed carrier 3000 filled sealed trailer (hub end) 75 (typical) empty sealed
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 9 fsa2156 ? low-voltage spst 0.4 ? analog switch physical dimensions (continued) 2. dimensions are in millimeters 1. conforms to jedec standard m0-252 variation uaad 4. filename and re vision: mac06arev4 notes: 3. drawing conforms to asme y14.5m-1994 top view recommened land pattern bottom view 1.45 1.00 a b 0.05 c 0.05 c 2x 2x 0.55max 0.05 c (0.49) (1) (0.75) (0.52) (0.30) 6x 1x 6x pin 1 detail a 0.075 x 45 chamfer 0.25 0.15 0.35 0.25 0.40 0.30 0.5 (0.05) 1.0 5x detail a pin 1 terminal 0.40 0.30 0.45 0.35 0.10 0.00 0.10 cba 0.05 c c 0.05 c 0.05 0.00 5x 5x 6x (0.13) 4x 6x pin 1 identifier (0.254) 5. pin one identifier is 2x length of any 5 other line in the mark code layout. figure 15. 6-lead, micropak?, 1.0mm wide package drawings are provided as a servic e to customers considering fairchild co mponents. drawings may change in any manner without notice. please note the revision and/or date on the drawi ng and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and conditions, specifically the warranty therein, which covers fairchild products. always visit fairchild semiconductor?s online pack aging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ . tape and reel specifications please visit fairchild semiconductor?s online packaging area for the most re cent tape and reel specifications: http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf . package designator tape section cavity number cavity status cover type status l6x leader (start end) 125 (typical) empty sealed carrier 5000 filled sealed trailer (hub end) 75 (typical) empty sealed
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 10 fsa2156 ? low-voltage spst 0.4 ? analog switch physical dimensions (continued) 1.00 b. dimensions are in millimeters. c. dimensions and tolerances per asme y14.5m, 1994 notes: a. complies to jedec mo-252 standard 0.05 c a b 0.55max 0.05 c c 0.35 0.09 0.19 123 0.35 0.25 5x 6x detail a 0.60 (0.08) 4x (0.05) 6x 0.40 0.30 0.075x45 chamfer 5x 0.40 0.35 1x 0.45 6x 0.19 top view bottom view 0.66 0.10 cba .05 c 0.89 pin 1 0.05 c 2x 2x 1.00 d. landpattern recommendation is based on fsc e. drawing filename and revision: mgf06arev3 0.52 0.73 0.57 0.20 6x 1x 5x recommended land pattern for space constrained pcb detail a pin 1 lead scale: 2x alternative land pattern for universal application design. 0.90 min 250um 6 54 0.35 (0.08) 4x side view figure 16. 6-lead, micropak2, 1x1mm body, .35mm pitch package drawings are provided as a servic e to customers considering fairchild co mponents. drawings may change in any manner without notice. please note the revision and/or date on the drawi ng and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and conditions, specifically the warranty therein, which covers fairchild products. always visit fairchild semiconductor?s online pack aging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ . tape and reel specifications please visit fairchild semiconductor?s online packaging area for the most re cent tape and reel specifications: http://www.fairchildsemi.com/packaging/micropak2_6l_tr.pdf . package designator tape section cavity number cavity status cover type status fhx leader (start end) 125 (typical) empty sealed carrier 5000 filled sealed trailer (hub end) 75 (typical) empty sealed
? 2006 fairchild semiconductor corporation www.fairchildsemi.com fsa2156 rev. 1.0.4 11 fsa2156 ? low-voltage spst 0.4 ? analog switch

▲Up To Search▲

Price & Availability of FSA215611

	To Download FSA215611 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .